Searching PAJ

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2002-246589

(43)Date of publication of application: 30.08.2002

(51)Int.Cl.

H01L 29/778 H01L 21/338 H01L 29/812 H01L 29/872

(21)Application number: 2001-041583

(71)Applicant : FUJITSU LTD

(22)Date of filing:

19.02.2001

(72)Inventor: NIHEI MIZUHISA

(54) FIELD EFFECT SEMICONDUCTOR DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a field effect semiconductor device for which both a decrease in source resistance Rs and an increase in gate—drain breakdown voltage: Vgdo are simultaneously accomplished by making a decrease in gate—to—source distance Lsg and an increase in gate—to—drain distance Lgd simultaneously executable.

SOLUTION: This field effect semiconductor device is provided with an insulating film 15 or a thin insulating film 19 formed on the surface of an n-type InAlAs carrier supplying layer 19 provided between a source and a drain, namely, at least between a gate and the drain provided between alloy regions 17A and 18A, that is to say, between a gate electrode 16 and the alloy region 18A. This semiconductor device is also provided with the gate electrode 16 formed to be positioned between the alloy regions 17A and 18A and source and drain electrodes 17 and 18 which are formed in a self-aligning way with the gate electrode 16, and ohmic-connected to

the two-dimensional carrier gas layer 14 of a channel layer 12 in a region where the insulating film 15 or thin insulating film 19 does not exist.

LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] :

[Date of registration]

[Number of appeal against examiner's decision

R:571 P. 21/25

2/2 ページ

of rejection]

Sear Chilling FAS

[Date of requesting appeal against examiner's decision of rejection]
[Date of extinction of right]

(19)日本温特許庁 (JP)

(12) 公開特許公報(A)

(11)特許出數公開番号 特例2002-246589 (P2002-246589A)

(43)公開日 平成14年8月30日(2002.8.30)

			
(51) lut.CL'	微刚和号	FI	デーマコート*(参考)
HO1L 29/778	•	H01L 29/80	H 4M104
21/338	1	29/48	H 5F102
29/812	1	·	F
29/872	;		_
·	1		
		客查請求 未請求 節	関の数5 OL (全8 頁
(21)出 国货号	特顧2001-41583(F2001-41583)	(71)出職人 000005223	
		省土通株式会	≥2 }
(22) HIMAE	平成13年2月19日(2001,2,19)		。 新沙原这上小田中4丁目1卷
		1号	hihi. 1968-z marmil. 4.1 biz 14
		(72)発明者 二瓶 職久	
			市中原区 L小田中4丁目1種
		1号 富士道	
			EFFECTE PS
		(74)代理人 10010:337	- M- (M () (M)
		开埋工 與第	操(外3名)
		1	
		1	
		·	
			最終買に統

(54) 【発明の名称】 電界効果半導体装置

(57)【要約】

【課題】 電界効果半導体装置に関し、ゲート・ソース間距離 L_{sg} の短縮とゲート・ドレイン間距離 L_{sd} の増大を同時に実行可能とし、ソース抵抗 R_{sg} の低減、及び、ゲート・ドレイン間耐 EV_{sd} 。の向上を同時に達成した電界効果半導体装置を提供する。

【解決手段】 ソース・ドレイン商、即ち、アロイ領域18A間の少なくともゲート・ドレイン間、即ち、ゲート電極16・アロイ領域18A間に於けるn-InAlAsキャリア供給層13表面に形成された絶縁膜15或いは絶縁薄膜19と、アロイ領域17A・アロイ領域18A間に位置して形成されたゲート電極16と、ゲート電極16と自己整合的に形成され且つ該絶縁膜15或いは絶縁薄膜19がない領域でチャネル層12の2次元キャリア・ガス層14とオーミック接続されたソース電極17及びドレイン電極18を備える。

学等体験量の要素切断値形式

